

AC6963A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2021.11.22

AC6963A Features

CPU

- 32-bit DSP supports hardware Float Point Unit (FPU)
- Up to 160MHz programmable processor
- 64Vectored interrupts
- 4 Levels interrupt priority

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codecs supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Acoustic echo cancellation/suppression (AEC,AES)
- One analog MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 10-band EQ configuration for voice Effects

Audio Codec

- Two channels 16-bit DAC, SNR \geq 95dB
- One channels 16-bit ADC, SNR \geq 90dB
- Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- One analog MIC amplifier, build-in MIC bias generator
- Supports two PDM digital MIC inputs
- Two channels Mono analog MUX
- Supports cap-less, single-ended, and differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

Bluetooth

- Compliant with Bluetooth V5.3+BR+EDR+BLE specification
- Meet class2 and class3 transmitting power

requirement

- Support GFSK and $\pi/4$ DQPSK all packet types
- Provides maximum +6dbm transmitting power
- receiver with minimum -90dBm sensitivity
- Fast AGC for enhanced dynamic range
- Supports a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap\gatt\rfcomm\sdpl2cap profile a2dp 1.3.2\avctp 1.4\avdtp 1.3\avrcp 1.6.2\hfp 1.8\spp 1.2\rfcomm 1.1\pnp 1.3\hid 1.1.1\sdp core5.3\l2cap core 5.3

Peripherals

- One full speed USB 2.0 OTG controller
- Six multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, UART0 and UART1 supports DMA mode
- One hardware IIC interface supports host and device mode
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs

PMU

- Low voltage LDO for internal digital and analog circuit supply
- 3uA current consumption in the soft-off mode
- Built-in LDO for the core, I/O, Bluetooth and flash
- VBAT is 2.2V to 5.5V
- VDDIO is 2.2V to 3.6V

Packages

- QFN20(3mm*3mm)


Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

Applications

 Bluetooth TWS Earphone



Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

1、 Pin Definition

1.1 Pin Assignment




Figure 1-1 AC6963A_QFN20 Package Diagram

1.2 Pin Description

Table 1-1 AC6963A_QFN20 Pin Description

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|---------|----------|------------|-----------------------------------|---|
| 1 | DACL | O | / | | DAC Left Channel |
| 2 | DACR | O | / | | DAC Right Channel |
| 3 | PB7 | I/O | 24/8 | GPIO | AMUX1R: Analog Channel1 Right; SPI2DOA: SPI2 Data Out(A); IIC_SDA_C: IIC DAT(C); ADC9: ADC Input Channel 9; PWM5: Timer5 PWM Output; UART1RXA: Uart1 Data In(A); |
| 4 | PB6 | I/O | 24/8 | GPIO | AMUX1L: Analog Channel1 Left; SPI2CLKA: SPI2 Data Out(A); IIC_SCL_C: IIC SCL(C); ADC8: ADC Input Channel 8; TMR3: Timer3 Clock Input; UART1TXA: Uart1 Data Out(A); |
| 5 | PB4 | I/O | 24/8 | GPIO | SPI0_DAT2A(2): SPI0 Data2 Out_A(2); ADC7: ADC Input Channel 7; CLKOUT1 UART2TXC: Uart2 Data Out(C); UART2RXC: Uart2 Data In(C); |
| 6 | LDO_IN | P | / | | Battery Charger In |
| | PB5 | I/O | 8 | GPIO (High Voltage Resistance) | SPI2DIA: SPI2 Data Input(A); PWM3: Timer3 PWM Output; CAP1: Timer1 Capture; UART0TXC: Uart0 Data Out(C); UART0RXC: Uart0 Data In(C); |
| 7 | VBAT | P | / | | Battery Power Supply |
| 8 | BT_AVDD | P | / | | BT Power |
| 9 | PB1 | I/O | 24/8 | GPIO (pull up) | Long Press Reset; SPI1DOA: SPI1 Data Out(A); ADC5: ADC Input Channel 5; TMR2: Timer2 Clock Input; UART0RXB: Uart0 Data In(B); |
| 10 | BT_RF | / | / | | BT Antenna |
| 11 | VSSIO | P | / | | Ground |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| | | | | | |
|----|---------|-----|------|----------------------------------|---|
| 12 | BT_SOCI | I | / | | BT OSC In |
| 13 | BT_SOCO | O | / | | BT OSC Out |
| 14 | DVDD | P | / | | Core Power |
| 15 | USBDM | I/O | 4 | USB Negative Data (pull down) | SPI2DOB: SPI2 Data Out(B); IIC_SDA_A: IIC SDA(A); ADC14: ADC Input Channel 14; UART1RXD: Uart1 Data In(D); |
| 16 | USBDP | I/O | 4 | USB Positive Data (pull down) | SPI2CLKB: SPI2 Clock(B); IIC_SCL_A: IIC SCL(A); ADC13: ADC Input Channel 13; UART1TXD: Uart1 Data Output(D); |
| | PA6 | I/O | 24/8 | | IIC_SDA_D: IIC SDA(D); ADC4: ADC Input Channel 4; CAP4: Timer4 Capture; UART0RXA: Uart0 Data In(A); |
| 17 | PA2 | I/O | 24/8 | GPIO | MIC_BIAS: Microphone Bias Output CAP3: Timer3 Capture; |
| 18 | PA1 | I/O | 24/8 | GPIO | MIC: MIC Input Channel ; ADC1: ADC Input Channel 1; PWM4: Timer4 PWM Output; UART1RXC: Uart0 Data In(C); |
| 19 | VDDIO | P | / | | IO Power 3.3v |
| 20 | DACVSS | P | / | | DAC Ground |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2、Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

| Symbol | Parameter | Min | Max | Unit |
|--------------------|-----------------------|------|-----------|------|
| Tamb | Ambient Temperature | -40 | +85 | °C |
| Tstg | Storage temperature | -65 | +150 | °C |
| VBAT | Supply Voltage | -0.3 | 4.5 | V |
| V _{3.3IO} | 3.3V IO Input Voltage | -0.3 | VDDIO+0.3 | V |
| LDO_IN | Charge Input Voltage | -0.3 | 6.5 | V |

2.2 PMU Characteristics

Table 2-2

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|----------------------|-----------------|-----|-----|-----|------|----------------------------|
| LDO_IN | Loading current | – | – | 300 | mA | VBAT = 4.2V |
| VBAT | Voltage Input | 2.2 | 3.7 | 5.5 | V | |
| V _{VDDIO} | Voltage output | – | 3.3 | – | V | VBAT = 4.2V, 100mA loading |
| V _{BT_AVDD} | Voltage output | – | 1.3 | – | V | VBAT=4.2V, 100mA loading |

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

| IO input characteristics | | | | | | |
|---------------------------|---------------------------|------------|-----|------------|------|-----------------|
| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
| V _{IL} | Low-Level Input Voltage | -0.3 | – | 0.3* VDDIO | V | VDDIO = 3.3V |
| V _{IH} | High-Level Input Voltage | 0.7* VDDIO | – | VDDIO+0.3 | V | VDDIO = 3.3V |
| IO output characteristics | | | | | | |
| V _{OL} | Low-Level Output Voltage | – | – | 0.33 | V | VDDIO = 3.3V |
| V _{OH} | High-Level Output Voltage | 2.7 | – | – | V | VDDIO = 3.3V |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.4 Internal Resistor Characteristics

Table 2-4

| Port | General Output | High Drive | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment |
|------------------------------------|----------------|------------|---------------------------|-----------------------------|---|
| PA1,A2 PA6 PB1,PB4 PB6,PB | 8mA | 24mA | 10K | 10K | 1、PB1 default pull up 2、USBDM & USBDP default pull down 3、internal pull-up/pull-down resistance accuracy $\pm 20\%$ |
| PB5 | 8mA | – | 10K | 10K | |
| USBDP | 4mA | – | 1.5K | 15K | |
| USBDM | 4mA | – | 180K | 15K | |

2.5 DAC Characteristics

Table 2-5

| Parameter | Min | Typ | Max | Unit | Test Conditions |
|--------------------|-----|-----|-----|------|--|
| Frequency Response | 20 | – | 20K | Hz | 1KHz/0dB 10Kohm loading With A-Weighted Filter |
| THD+N | – | -75 | – | dB | |
| S/N | – | 95 | – | dB | |
| Crosstalk | – | -90 | – | dB | |
| Output Swing | – | 1 | – | Vrms | |
| Dynamic Range | – | 95 | – | dB | 1KHz/-60dB 10Kohm loading With A-Weighted Filter |
| DAC Output Power | – | 20 | – | mW | 32ohm loading |

2.6 ADC Characteristics

Table 2-6

| Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------------|-----|-----|-----|------|--|
| Dynamic Range | – | 80 | – | dB | Fsample=44.1kHz Fin=1KHz 2mVpp Input |
| S/N | – | 90 | 91 | dB | Fsample=44.1kHz Fin=1KHz 1.2Vpp Input |
| THD+N | – | -70 | – | dB | |
| Crosstalk | – | -90 | – | dB | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2.7 BT Characteristics

2.7.1 Transmitter

Basic Data Rate

Table 2-7

| Parameter | | Min | Typ | Max | Unit | Test Conditions |
|------------------------|-------|-----|-----|-----|------|---|
| RF Transmit Power | | | 4 | 6 | dBm | 25°C, Power Supply VBAT=5V 2441MHz |
| RF Power Control Range | | | 20 | | dB | |
| 20dB Bandwidth | | | 950 | | KHz | |
| Adjacent Channel | +2MHz | | -40 | | dBm | |
| | -2MHz | | -38 | | dBm | |
| Transmit Power | +3MHz | | -44 | | dBm | |
| | -3MHz | | -35 | | dBm | |

Enhanced Data Rate

Table 2-8

| Parameter | | Min | Typ | Max | Unit | Test Conditions |
|------------------|-----------|-----|-----|-----|------|---|
| Relative Power | | | -1 | | dB | 25°C, Power Supply VBAT=5V 2441MHz |
| $\pi/4$ DQPSK | DEVM RMS | | 6 | | % | |
| | DEVM 99% | | 10 | | % | |
| | DEVM Peak | | 15 | | % | |
| Adjacent Channel | +2MHz | | -40 | | dBm | |
| | -2MHz | | -38 | | dBm | |
| Transmit Power | +3MHz | | -44 | | dBm | |
| | -3MHz | | -35 | | dBm | |

2.7.2 Receiver

Basic Data Rate

Table 2-9

| Parameter | | Min | Typ | Max | Unit | Test Conditions |
|-----------------------------------|-------|-----|-----|-----|------|---|
| Sensitivity | | | -90 | | dBm | 25°C, Power Supply VBAT=5V 2441MHz |
| Co-channel Interference Rejection | | | -13 | | dB | |
| Adjacent Channel | +1MHz | | +5 | | dB | |
| | -1MHz | | +2 | | dB | |
| | +2MHz | | +37 | | dB | |
| Interference Rejection | -2MHz | | +36 | | dB | |
| | +3MHz | | +40 | | dB | |
| | -3MHz | | +35 | | dB | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

Enhanced Data Rate**Table 2-10**

| Parameter | | Min | Typ | Max | Unit | Test Conditions |
|-----------------------------------|-------|-----|-----|-----|------|---|
| Sensitivity | | | -90 | | dBm | 25°C, Power Supply VBAT=5V 2441MHz |
| Co-channel Interference Rejection | | | -13 | | dB | |
| Adjacent Channel | +1MHz | | +5 | | dB | |
| | -1MHz | | +2 | | dB | |
| | +2MHz | | +37 | | dB | |
| Interference Rejection | -2MHz | | +36 | | dB | |
| | +3MHz | | +40 | | dB | |
| | -3MHz | | +35 | | dB | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

3、 Package Information

3.1 QFN20(3mm*3mm)




Figure 3-1. AC6963A_QFN20 Package

3、Revision History

| Date | Revision | Description |
|------------|----------|---|
| 2020.03.14 | V1.0 | Initial Release |
| 2021.11.22 | V1.1 | Update Bluetooth Vision and profiles, Update Audio characters |
| | | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.