

# **AC983A Datasheet**

**Zhuhai Jieli Technology Co.,LTD**

**Version: 1.0**

**Date: 2023.11.17**

## AC983A Features

### CPU

- 8051 CPU

### Memory

- On-chip RAM
- On-chip OTP
- Optional built-in flash memory

### Clocks

- On-chip 200 KHz low-power-consumption clock oscillator
- On-chip 32 MHz lower-temperature-drift clock oscillator

### Peripherals

- One low voltage detector
- 5-channel 10-bit general purpose ADC
- One multi-function 8-bit timer0, support capture and PWM mode
- One multi-function 16-bit timer1, support capture and PWM mode
- Three PWM generator for LED driving
- Two UART interface
- One Lightning charging host
- One Qi Wireless Charge protocol controller
- Support Off-Chip NTC Resistance
- 10 Individually programmable and multiplexed GPIO pins
- Up to 4 external interrupt / wake-up source

### PMU

- 5uA standby current
- 8uA Timed wake-up current
- 3mA Operating current
- 15V input withstand voltage
- Linear charger, programmable chargecurrent Up to 400mA
- Support 4.2V and 4.35V lithium batteries
- Trickle / constant current / constant voltage three-stage charging
- Cut-off charge current: C/10
- Synchronous boost output 5V/200mA, efficiency up to 91%@0.1A
- Support Earphone communication
- Overcurrent, Short circuit and overvoltage protection of discharge module
- VPWR range : 4.5V to 5.5V
- VBAT range : 3.0V to 4.5V
- IOVDD range : 2.7V to 3.4V

### Packages

- SOP16


### Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

### Applications

- Bluetooth TWS charging Box

# 1 Block Diagram



**Figure 1-1 AC983A Block Diagram**



## 2.2 Pin Description

**Table 2-1 AC983A Pin Description**

PIN NO.	Name	Type	Function	Other Function
1	VOUT1	PO		VOUT1:Boost Output Path 1;
	P11	I/O	GPIO (High Voltage Resistant)	UART1TXA:Uart1 Data Output(A); UART1RXA:Uart1 Data Input(A);
2	VOUT0	PO		VOUT0:Boost Output Path 0;
	P10	I/O	GPIO (High Voltage Resistant)	UART0TXA:Uart0 Data Output(A); UART0RXA:Uart0 Data Input(A);
3	VOUT	PO		Boost Power Output;
4	SW	O		Switch signal of the Buck converter,Connected to inductor;
5	VSS	G		System ground;
6	VBAT	P		Battery interface;
7	VPWR	PI		Charge Power Input;
8	IOVDD	PO	Power supply for GPIO	Built-in linear voltage regulator output;
9	P02	I/O	GPIO	LED2_A:LED2 Controller Output(A); ADC2:ADC Input Channel 2;
10	P03	I/O	GPIO	TMR0_PWM :Timer0 PWM Output; TMR0_CIN: Timer0 Clock In; ADC3:ADC Input Channel 3;
11	P01	I/O	GPIO	LED1_A:LED1 Controller Output(A); UART0TXB:Uart0 Data Output(B); TMR1_PWM :Timer1 PWM Output; TMR1_CIN: Timer1 Clock In; ADC1:ADC Input Channel 1;
12	P00	I/O	GPIO (pull down)	LED0_A:LED0 Controller Output(A); UART0RXB:Uart0 Data Input(B); ADC0:ADC Input Channel 0;
13	P12	I/O	GPIO	VPP:OTP program voltage input;
14	P24	I/O	GPIO (High Voltage Resistant)	PPM_DAT(A):Power protocol master control(A);
15	P17	I/O	GPIO	WPR_TX1:Wireless Power Receiver Data1; Updata:Support built-in flash memory Updata;
16	P16	I/O	GPIO	NTC:Built-in 10KΩ or 100KΩ bias resistors; LVD:Low Voltage Detection; ADC7:ADC Input Channel 7;

Pin Type	Description	Pin Type	Description
P	Power	I/O	Input or Output
PI	Power Input	PO	Power Output
G	Ground	O	Output

### 3 Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

**Table 3-1**

Symbol	Parameter	Min	Max	Unit
T <sub>opt</sub>	Operating temperature	-40	+85	°C
T <sub>stg</sub>	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
VPWR	Charger Voltage	-0.3	15	V
V <sub>IOVDD</sub>	Voltage applied at IOVDD	-0.3	3.6	V
V <sub>GPIO</sub>	Voltage applied to GPIO	-0.3	IOVDD+0.3	V
V <sub>HVIO</sub>	Voltage applied to High Voltage Resistant IO	-0.3	+5.5	V

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below.

#### 3.2 ESD Protectio

**Table 3-2**

Parameter	Typ.	Test pin	Reference standard
Human Body Mode	±4KV	All pins	JEDEC EIA/JESD22-A114
Machine Mode	±200V	All pins	JEDEC EIA/JESD22-A115
Charge Device Model	±2KV	All pins	JEDEC EIA/JESD22-C101F
Latch up	±200mA	All GPIO pins	JEDEC STANDARD NO.78E
	1.5xV <sub>opmax</sub>	All power pins	

Note : 1.5xV<sub>opmax</sub> = 1.5 times maximum operating voltage.

#### 3.3 PMU Characteristics

**Table 3-3**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
VBAT	Voltage Input	3.0	3.7	4.5	V	—
VPWR	Charger supply Voltage	4.5	5.0	5.5	V	—
IOVDD	Voltage output	2.7	3.0	3.4	V	VBAT = 4.2V, 10mA loading
	Loading current	—	—	100	mA	IOVDD=3.3V@VBAT = 3.6V
V <sub>LVD</sub>	Voltage input	2.4	2.8	3.0	V	Low-Voltage Detection of IOVDD

### 3.4 Battery Charge

#### Linear Charger

**Table 3-4**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V <sub>PWR</sub>	Charge Input Voltage Range	4.5	5	5.5	V	V <sub>BAT</sub> =3.7V
V <sub>PWR<sub>OV</sub></sub>	VPWR Overvoltage	–	–	15	V	
V <sub>PWR<sub>w-up</sub></sub>	VPWR Wake-up voltage	2.0	–	–	V	V <sub>BAT</sub> =3.7V
V <sub>PWR<sub>UV</sub></sub>	Charging Undervoltage	–	3.0	–	V	
V <sub>BAT<sub>Float</sub></sub>	Battery Charge Termination Voltage	4.15	4.2	4.25	V	VPWR=5.0V
		4.30	4.35	4.40	V	
I <sub>CC</sub>	Fast Charge Current	50	–	400	mA	V <sub>BAT</sub> =3.7V@VPWR=5.0V
I <sub>END</sub>	Charge Termination Current Threshold	5	–	40	mA	
V <sub>Trikl</sub>	Trickle Charge Voltage	–	3.0	–	V	VPWR=5.0V
I <sub>Trikl</sub>	Trickle Charge Current	5	–	40	mA	V <sub>BAT</sub> <V <sub>Trikl</sub>
V <sub>RCH</sub>	Recharging Voltage	4.0	4.1	4.15	V	

### 3.5 Boost Discharge

TA=25°C,L=2.2uH

**Table 3-5**


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V <sub>BAT</sub>	Supply Voltage	3	3.7	4.5	V	
V <sub>OUT</sub>	Output Voltage Range	–	5	–	V	200mA@V <sub>BAT</sub> =3.7V
I <sub>VOUT</sub>	Output Current	–	–	200	mA	V <sub>BAT</sub> =3.7V@V <sub>OUT</sub> =5V
η	Conversion efficiency	–	91	–	%	V <sub>BAT</sub> =3.7V@V <sub>OUT</sub> 5V/100mA
V <sub>UV<sub>BAT</sub></sub>	Battery undervoltage latching threshold voltage	3.0	3.3	–	V	I <sub>VOUT</sub> =200mA
F <sub>SW</sub>	Switching Frequency	–	–	1.0	MHz	
V <sub>OVP</sub>	Output overvoltage protection	–	5.5	–	V	

V <sub>OV</sub>	Output undervoltage protection	—	3.3	—	V	
I <sub>Max-VOUT0/1</sub>	Overcurrent shutdown current	—	100	—	mA	
R <sub>VOUT0/1</sub>	VOUT0/1 impedance	—	1.2	—	Ω	

### 3.6 Boost efficiency curve

(V<sub>OUT</sub>=5V, C<sub>IN</sub>=1μF, C<sub>OUT</sub>=10μF, L=2.2μH, T<sub>A</sub>=25°C, unless otherwise noted.)

Table 3-6



### 3.7 IO Input/Output Electrical Logical Characteristics

Table 3-7

GPIO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{IL}$	Low-Level Input Voltage	-0.3	-	$0.3 * IOVDD$	V	$IOVDD = 3.0V$
$V_{IH}$	High-Level Input Voltage	$0.7 * IOVDD$	-	$IOVDD + 0.3$	V	$IOVDD = 3.0V$
High Voltage Resistant IO input characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{IL}$	Low-Level Input Voltage	-0.3	-	$0.3 * IOVDD$	V	$IOVDD = 3.0V$
$V_{IH}$	High-Level Input Voltage	$0.7 * IOVDD$	-	+5V	V	$IOVDD = 3.0V$
GPIO & High Voltage Resistant IO output characteristics						
Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$V_{OL}$	Low-Level Output Voltage	-	-	$0.1 * IOVDD$	V	$IOVDD = 3.0V$
$V_{OH}$	High-Level Output Voltage	$0.9 * IOVDD$	-	-	V	$IOVDD = 3.0V$
Resistant IO output characteristics						
Symbol	Parameter	GPIO		Typ	Unit	Test Conditions
$V_{OL}$	0.1*IOVDD Drive current	P00~P03 P16~P17	HD=0 : -3.5 HD=1 : -33	-10	mA	$IOVDD = 3.0V$
		P10~P12 P24				
$V_{OH}$	0.9*IOVDD Drive current	P00~P03 P16~P17	HD=0 : 3.5 HD=1 : 10	8.5	mA	$IOVDD = 3.0V$
		P10~P12 P24				

### 3.8 Internal Resistor Characteristics

Table 3-8

Port	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
P00~P03,P10~P12,P16~P17,P24	10K	10K	1. P00 default pull down 2. Internal pull-up/pull-down resistance   accuracy $\pm 20\%$

## 4 Package Information

### 4.1 SOP16





Figure 4-1 AC983A Package

## 5 IC Marking Information



- ① LLLLLLLLLL : Production Batch
  - ② AC98Nx : Chip Model
  - ③ Built-in flash size
- 0: No Flash Memory  
1: 1Mbit Flash

## 6 Solder-Reflow Condition




Figure 6-1 Classification Reflow Profile

### Classification Profiles

Table 6-1

Profile Feature		Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat/ Soak	Temperature Min ( $T_{smin}$ )	100 °C	150 °C
	Temperature Max ( $T_{smax}$ )	150 °C	200 °C
	Time ( $t_s$ ) from ( $T_{smin}$ to $T_{smax}$ )	60-120 seconds	60-180 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )		3 °C/second max	3 °C/second max
Liquidous temperature ( $T_L$ )		183 °C	217 °C
Time ( $t_L$ ) maintained above $T_L$		60-150 seconds	60-150 seconds
Peak package body temperature ( $T_p$ )		See Table 6-2.	See Table 6-3.
Time within 5°C of actual Peak Temperature ( $t_p$ )		10-30 seconds	20-40 seconds
Ramp-down rate ( $T_p$ to $T_L$ )		6 °C/second max.	6 °C/second max.
Time 25 °C to peak temperature		6 minutes max.	8 minutes max.

Note 1: All temperatures refer to topside of the package, measured on the package body surface.

Note 2: Time within 5°C of actual peak temperature ( $t_p$ ) specified for the reflow profiles is a “supplier” minimum and “user” maximum.

### SnPb - Classification Temperature

Table 6-2

Package Thickness	Volume $mm^3$ < 350	Volume $mm^3$ $\geq 350$
<2.5 mm	240 +0/-5 °C	225 +0/-5 °C
$\geq 2.5$ mm	225 +0/-5 °C	225 +0/-5 °C

**Pb-free - Classification Temperature**      **Table 6-3**

<b>Package Thickness</b>	<b>Volume mm<sup>3</sup> &lt; 350</b>	<b>Volume mm<sup>3</sup> 350 - 2000</b>	<b>Volume mm<sup>3</sup> &gt; 2000</b>
< 1.6mm	260 °C	260 °C	260 °C
1.6 mm - 2.5mm	260 °C	250 °C	245 °C
> 2.5mm	250 °C	245 °C	245 °C



## 7 Storage Condition

### 7.1 Moisture Sensitivity Level

AC983A is qualified to moisture sensitivity level MSL3 in accordance with JEDEC J-STD-033.

### 7.2 Storage Alert

1. Calculated shelf life in sealed bag 12 months at  $<40^{\circ}\text{C}$  and 90% relative humidity (RH).
  2. Peak package body temperature  $\leq 260^{\circ}\text{C}$ .
  3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be mounted within 168 hours of factory conditions  $\leq 30^{\circ}\text{C}/60\%\text{RH}$  or stored per J-STD-033.
  4. Devices require bake before mounting if humidity indicator card reads  $> 10\%$  for level 2a-5a devices or  $> 60\%$  for level 2 devices when read at  $23 \pm 5^{\circ}\text{C}$ , or 3a or 3b are not met.
- Please refer to IPC/JEDEC J-STD-033 for baking procedure if necessary.

## 8 Revision History

Date	Revision	Description
2023.11.17	V1.0	Initial Release.

